

- 4 -

AMENDMENTS TO THE CLAIMS

Please cancel claims 1-19 and insert new claims 21 to 34 as follows:

1. (cancelled)
2. (cancelled)
3. (cancelled)
4. (cancelled)
5. (cancelled)
6. (cancelled)
7. (cancelled)
8. (cancelled)
9. (cancelled)
10. (cancelled)
11. (cancelled)
12. (cancelled)
13. (cancelled)
14. (cancelled)
15. (cancelled)
16. (cancelled)
17. (cancelled)
18. (cancelled)
19. (cancelled)

- 5 -

20.(previously withdrawn)

21. (new)A charge pump circuit for a DRAM comprising:

a first and a second pump cascades coupled in parallel to an output node, each pump cascade having a plurality of pump stages coupled in series, the output node receiving charge pumped by the first and the second pump cascades and providing an output supply voltage that is greater in magnitude than the power supply voltage; and

B² each pump stage having a FET configured as a diode and a FET configured as a capacitor, the FETs of the first pump stage of each cascade having a first oxide thickness and the FETs of the last pump stage of each cascade having a second oxide thickness, the second oxide thickness being greater than the first oxide thickness.

22. (new)The charge pump circuit of claim 21, wherein (2n)th pump stage of the first pump cascade is coupled to receive a first clock signal and (2n+1)th pump stage of the first pump cascade is coupled to receive a second clock signal, n being an integer greater than or equal to zero;

wherein (2n)th pump stage of the second pump cascade is coupled to receive the second clock signal and (2n +1)th pump stage of the second pump cascade is coupled to receive the first clock signal, n being an integer greater than or equal to zero.

23. (new)The charge pump circuit of claim 21, where the FETs are PFETs.

24. (new)The charge pump circuit of claim 21, where the first pump stage of each cascade is coupled to a supply voltage

- 6 -

25. (new)The charge pump circuit of claim 21, where each cascade is coupled to the output node by a coupling diode.
26. (new)The charge pump circuit of claim 25, where the coupling diode is a diode connected FET having a gate oxide of the second gate oxide thickness.
- B2
cont. 27. (new)The charge pump circuit of claim 22, where the first and second clock signals are non-overlapping.
28. (new)The charge pump of claim 22, where the first and second clock signals are generated from a system clock signal and the charge pump stages pump charge to the output node in response to both the rising edge and the falling edge of the system clock signal.
29. (new)The charge pump circuit of claim 27, where the first and second clock signals are generated from a non overlapping clock signal generator comprising:
- a system clock input node;
 - a clock input stage;
 - a latch coupled to the clock input stage having intermediate latch outputs and complementary latch outputs;
 - clock output driving stages coupled to the complementary latch outputs and having non overlapping clock signal outputs;
 - equalization stage coupled between the clock output driving stages and receiving as

- 7 -

inputs the intermediate latch outputs.

30. (new) A charge pump cascade for use in a DRAM comprising a plurality of pump stages coupled in series with each pump stage having a FET configured as a diode and a FET configured as a capacitor;

the FETs of the first pump stage of each cascade having a first oxide thickness and the FETs of the last pump stage of each cascade having a second oxide thickness where the second oxide thickness is greater than the first oxide thickness;

the first pump stage coupled to a power supply voltage; and

the output node receiving charge pumped by the cascade and providing an output supply voltage that is greater in magnitude than the power supply voltage.

31. (new) The charge pump cascade of claim 30, wherein (2n)th pump stage of the pump cascade is coupled to receive a first clock signal and (2n+1)th pump stage of the pump cascade is coupled to receive a second clock signal, n being an integer greater than or equal to zero;

32. (new) The charge pump circuit of claim 30, where the FETs are PFETs.

33. (new) The charge pump cascade of claim 30, where the cascade is coupled to the output node by a diode connected FET having a gate oxide of the second gate oxide thickness.

34. (new) The charge pump circuit of claim 31, where the first and second clock signals are non-overlapping.